git.nickg.me.uk Git - nvc.git/commit

]> git.nickg.me.uk Git - nvc.git/commit

projects / nvc.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: ac41947) | patch

author	Nick Gasson <nick@nickg.me.uk>
	Tue, 23 Apr 2024 21:46:54 +0000 (22:46 +0100)
committer	Nick Gasson <nick@nickg.me.uk>
	Tue, 23 Apr 2024 21:46:54 +0000 (22:46 +0100)
commit	51ba06dd30cb4a301c7e82fff78d676571b7269c
tree	d8d19ad12c59b63abbfd722052840283cbd81a73	tree \| snapshot
parent	ac419477e7032c353a2b56ae711c375e5d5563b9	commit \| diff

Verilog "forever" loops

src/lexer.l		diff \| blob \| history
src/scan.h		diff \| blob \| history
src/vlog/vlog-lower.c		diff \| blob \| history
src/vlog/vlog-node.c		diff \| blob \| history
src/vlog/vlog-node.h		diff \| blob \| history
src/vlog/vlog-parse.y		diff \| blob \| history
src/vlog/vlog-sem.c		diff \| blob \| history
test/regress/testlist.txt		diff \| blob \| history
test/regress/vlog9.v	[new file with mode: 0644]	blob

VHDL compiler and simulator